Details of Research Outputs

TitleFully-Parallel Stochastic Decoder for Rate Compatible Modulation
Author (Name in English or Pinyin)
Lu, Fang1; Dong, Yan1; Chen, Chang Wen2,3
Date Issued2018-10-01
Source PublicationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
ISSN1549-8328
DOI10.1109/TCSI.2018.2812779
Indexed BySCIE
Firstlevel Discipline计算机科学技术
Education discipline科技类
Published range国外学术期刊
Volume Issue Pages卷: 65 期: 10 页: 3555-3567
References
[1] A. Shokrollahi, "Raptor codes, " IEEE Trans. Inf. Theory, vol. 52, no. 6, pp. 2251-2567, Jun. 2006.
[2] A. Gudipati and S. Katti, "Strider: Automatic rate adaptation and collision handling, " in Proc. ACM SIGCOMM, 2011, pp. 158-169.
[3] J. Perry, P. Iannucci, K. E. Fleming, H. Balakrishnan, and D. Shah, "Spinal codes, " in Proc. ACM SIGCOMM, 2012, pp. 49-60.
[4] M. Shirvanimoghaddam, Y. Li, and B. Vucetic, "Near-capacity adaptive analog fountain codes for wireless channels, " IEEE Commun. Lett., vol. 17, no. 12, pp. 2241-2244, Dec. 2013.
[5] H. Cui, C. Luo, J. Wu, C. W. Chen, and F. Wu, "Compressive coded modulation for seamless rate adaptation, " IEEE Trans. Wireless Commun., vol. 12, no. 10, pp. 4892-4904, Oct. 2013.
[6] H. Cui, C. Luo, K. Tan, F. Wu, and C. W. Chen, "Seamless rate adaptation for wireless networking, " in Proc. ACM MSWiM, 2012, pp. 437-446.
[7] D. L. Donoho, "Compressed sensing, " IEEE Trans. Inf. Theory, vol. 52, no. 4, pp. 1289-1306, Apr. 2006.
[8] M. Wang, J. Wu, W. Yu, H. Wang, J. Shi, and C. Luo, "Efficient coding modulation and seamless rate adaptation for visible light communications, " IEEE Wireless Commun., vol. 22, no. 2, pp. 86-93, Apr. 2015.
[9] M. Shirvanimoghaddam, Y. Li, M. Dohler, B. Vucetic, and S. Feng, "Probabilistic rateless multiple access for machine-to-machine communication, " IEEE Trans. Wireless Commun., vol. 14, no. 12, pp. 6815-6826, Dec. 2015.
[10] J. Wu, Z. Teng, H. Cui, C. Luo, X. Huang, and H. H. Chen, "Arithmetic-BICM for seamless rate adaptation for wireless communication systems, " IEEE Syst. J., vol. 10, no. 1, pp. 228-239, Mar. 2016.
[11] W. G. Rao, F. Lu, S. P. Chen, Y. Dong, and S. Wang, "A low complexity rate compatible modulation via variable weight sets, " in Proc. Globecom, 2014, pp. 3874-3879.
[12] D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices, " IEEE Trans. Inf. Theory, vol. 45, no. 2, pp. 399-431, Mar. 1997.
[13] W. G. Rao, Y. Dong, F. Lu, and S. Wang, "Log-likelihood ratio algorithm for rate compatible modulation, " in Proc. ISCAS, 2013, pp. 1938-1941.
[14] M. Wang, J. Wu, S. F. Shi, C. Luo, and F. Wu, "Fast decoding and hardware design for binary-input compressive sensing, " IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 2, no. 3, pp. 591-603, Sep. 2012.
[15] F. Lu, Y. Dong, and W. G. Rao, "A parallel belief propagation decoding algorithm for rate compatible modulation, " IEEE Commun. Lett., vol. 21, no. 8, pp. 1735-1738, Aug. 2017.
[16] F. Lu, W. G. Rao, and Y. Dong, "FPGA-based implementation of binary input compressive sensing decoder, " in Proc. MECO, 2014, pp. 52-55.
[17] L. Qiu, M. Wang, J. Wu, Z. F. Zhang, and X. L. Huang, "Design and implementation of seamless rate adaptive decoder, " in Proc. MILCOM, 2014, pp. 356-361.
[18] B. Gaines, Advances in Information Systems Science. New York, NY, USA: Plenum, 1969, pp. 37-172, ch. 2.
[19] B. D. Brown and H. C. Card, "Stochastic neural computation I: Computational elements, " IEEE Trans. Comput., vol. 50, no. 9, pp. 891-905, Sep. 2001.
[20] V. C. Gaudet and A. C. Rapley, "Iterative decoding using stochastic computation, " IET Electron. Lett., vol. 39, no. 3, pp. 299-301, Apr. 2003.
[21] C. Winstead, V. C. Gaudet, A. Rapley, and C. Schlegel, "Stochastic iterative decoders, " in Proc. IEEE ISIT, Sep. 2005, pp. 1116-1120.
[22] C. Winstead, "Error-control decoders and probabilistic computation, " in Proc. 3rd SOIM-COE, 2005, pp. 349-352.
[23] S. S. Tehrani, W. J. Gross, and S. Mannor, "Stochastic decoding of LDPC codes, " IEEE Commun. Lett., vol. 10, no. 10, pp. 716-718, Oct. 2006.
[24] S. S. Tehrani, S. Mannor, and W. J. Gross, "Fully parallel stochastic LDPC decoders, " IEEE Trans. Signal Process., vol. 56, no. 11, pp. 5692-5703, Nov. 2008.
[25] S. S. Tehrani, A. Naderi, G.-A. Kamendje, S. Mannor, and W. J. Gross, "Tracking forecast memories in stochastic decoders, " in Proc. IEEE ICASSP, Apr. 2009, pp. 561-564.
[26] S. S. Tehrani, A. Naderi, G. Kamendje, S. Hemati, S. Mannor, and W. J. Gross, "Majority-based tracking forecast memories for stochastic LDPC decoding, " IEEE Trans. Signal Process., vol. 58, no. 9, pp. 4883-4897, Sep. 2010.
[27] A. Naderi, S. Mannor, M. Sawan, and W. J. Gross, "Delayed stochastic decoding of LDPC codes, " IEEE Trans. Signal Process., vol. 59, no. 11, pp. 5617-5626, Nov. 2011.
[28] X. R. Lee, C. L. Chen, H. C. Chang, and C. Y. Lee, "A 7. 92 Gb/s 437. 2 mW stochastic LDPC decoder chip for IEEE 802. 15. 3c applications, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 2, pp. 507-516, Feb. 2015.
[29] G. Sarkis, S. Hemati, S. Mannor, and W. J. Gross, "Stochastic decoding of LDPC codes over GF(q), " IEEE Trans. Commun., vol. 61, no. 3, pp. 939-950, Mar. 2013.
[30] A. Ciobanu, S. Hemati, and W. J. Gross, "Adaptive multiset stochastic decoding of non-binary LDPC codes, " IEEE Trans. Signal Process., vol. 61, no. 16, pp. 4100-4113, Aug. 2013.
[31] X. R. Lee, C. W. Yang, C. L. Chen, H. C. Chang, and C. Y. Lee, "An area-efficient relaxed half-stochastic decoding architecture for nonbinary LDPC codes, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 62, no. 3, pp. 301-305, Mar. 2015.
[32] S. S. Tehrani, C. Jego, Z. Bo, and W. J. Gross, "Stochastic decoding of linear block codes with high-density parity-check matrices, " IEEE Trans. Signal Process., vol. 56, no. 11, pp. 5733-5739, Nov. 2008.
[33] M. R. Yazdani, S. Hemati, and A. H. Banihashemi, "Improving belief propagation on graphs with cycles, " IEEE Commun. Lett., vol. 8, no. 1, pp. 57-59, Jan. 2004.
[34] L. Yang, H. Liu, and C.-J. R. Shi, "Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 4, pp. 892-904, Apr. 2006.
[35] Y. Huo, X. Li, W. Wang, and D. Liu, "High performance table-based architecture for parallel CRC calculation, " in Proc. IEEE LANMAN, Apr. 2015, pp. 1-6.
Citation statistics
Cited Times:4[WOS]   [WOS Record]     [Related Records in WOS]
Document TypeJournal article
Identifierhttps://irepository.cuhk.edu.cn/handle/3EPUXD0A/301
CollectionSchool of Science and Engineering
Corresponding AuthorDong, Yan
Affiliation
1.Huazhong Univ Sci & Technol, Sch Elect Informat & Commun, Wuhan 430074, Hubei, Peoples R China
2.Chinese Univ Hong Kong , Sch Sci & Engn, Shenzhen 518172, Peoples R China
3.Univ Buffalo State Univ New York, Dept Comp Sci & Engn, Buffalo, NY 14260 USA
Recommended Citation
GB/T 7714
Lu, Fang,Dong, Yan,Chen, Chang Wen. Fully-Parallel Stochastic Decoder for Rate Compatible Modulation[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS,2018.
APA Lu, Fang, Dong, Yan, & Chen, Chang Wen. (2018). Fully-Parallel Stochastic Decoder for Rate Compatible Modulation. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS.
MLA Lu, Fang,et al."Fully-Parallel Stochastic Decoder for Rate Compatible Modulation".IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2018).
Files in This Item:
There are no files associated with this item.
Related Services
Usage statistics
Google Scholar
Similar articles in Google Scholar
[Lu, Fang]'s Articles
[Dong, Yan]'s Articles
[Chen, Chang Wen]'s Articles
Baidu academic
Similar articles in Baidu academic
[Lu, Fang]'s Articles
[Dong, Yan]'s Articles
[Chen, Chang Wen]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Lu, Fang]'s Articles
[Dong, Yan]'s Articles
[Chen, Chang Wen]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.